Introduction
Among numerous difficulties in metal/high-k CMOS technology, simplicity and cost of manufacturing is becoming a serious concern particularly for LSTP devices. Although we have reported a poly-Si/TiN hybrid-gate high-k CMOS with a poly-Si/high-k nMOS and a poly-Si/TiN/high-k pMOS ( Fig. 1(A) ) [1, 2] as one of promising gate structures, further requirements for high-performance, high-density, and low-cost CMOS process has led us to an another dual-metal/high-k gate structure. In this paper, we propose "Thin-Metal Inserted Single-phase Ni-FUSI (MISF)". This is a combination of two simple processes: poly-Si/TiN hybrid-gate CMOS and single-phase FUSI ( Fig. 1(B) ). The gate metal of nMOS is NiSi 2 -FUSI (fully silicided), while pMOS has NiSi 2 /TiN structure. The MISF realizes desired performances for dual-gate/high-k CMOS without complex process such as formation of two different Ni-silicide phases or replacement of gate-electrode.
Gate stack structure
FUSI process intrinsically has high compatibility with the conventional CMOS process. In order to realize dual work function, the phase-control method is proposed, in which Si-rich Ni x Si y electrode is used for nMOS and Ni-rich Ni x Si y for pMOS [3] . However, we found that this method hardly satisfy the requirement to suppress Vth transition width at the p/n boundary in high-density layout. When the nickel-silicide phases are controlled by a selective poly-Si gate height control, the phase mixing region, which is the width of Vth transition region around p/n boundary, is about 800 nm, as shown in Fig. 2 . This is fatal to integrate CMOS for 45-nm node and beyond. On the other hand, a poly-Si/TiN hybrid-gate high-k CMOS, shown in Fig. 1(A) , is free from the p/n boundary problems, but the performance of nMOS is inferior as compared with a dual metal gate CMOS. The MISF structure, which is proposed in this paper, is a combination of single-phase FUSI and poly-Si/TiN hybrid-gate CMOS. FUSI is common for nMOS and pMOS, and its phase is adjusted to NiSi 2 in order to optimize nMOS Vth. In pMOS, a TiN layer is inserted between a FUSI gate electrode and a high-k insulator as a p-type WF metal. FUSI formation process becomes simple because just one silicide phase is needed, and the phase mixing problem around p/n-boundary is negligible. Fig.3 is a schematic process flow and a cross-section of MISF. Key processes changed from the conventional CMOS are indicated by underlines. In order to make the MIPS structure (poly-Si/TiN/high-k) only in the pMOS side, TiN is deposited after Hf based high-k gate dielectric formation and is removed in the nMOS region. The gate etching condition was optimized [1] . After spike-RTA and milli-second anneal for activation [4] , PMD is deposited. After exposure of the gate electrodes, the gate poly-Si reacts with nickel and becomes to NiSi 2 in both nMOS and pMOS [5] . NiSi 2 phase is confirmed by XRD as shown in Fig.4 . We compare C-V curves of three capacitors with NiSi 2 , NiSi, TaN gate electrodes in Fig.5 . NiSi 2 electrode shows the lowest work function among these n-metal. The effective WF in MISF structure is compared in Fig.6 . The eWF of NiSi 2 of this study is 4.39 eV. Even though the eWF of 4.39 eV is distant from the band-edge, the optimum eWF is around 4.4eV for LSTP I on because of reduction of channel impurity in our calculation as shown in Fig. 7 [6] . For straining channel region, we applied technologies described in [2] . A cross-section TEM image of pMOS is indicated in Fig. 8 . The lower part of pMOS gate electrode consists of TiN, and all of upper poly-Si has been changed to silicide.
As compared with a similar gate structure reported recently [7] , in which NiSi/TaN/SiON for nMOS and NiSi/SiON for pMOS are formed by two-mask process, the MISF structure formed by one-mask process in this study can realize higher performance using high-k dielectrics and more suitable work function as described below. Figure 9 is the Vth-Lg characteristics of nMOS. NiSi 2 -FUSI achieves suitable Vth for LSTP with low substrate concentration. C-V characteristics of nMOS are indicated in Fig. 10 . NiSi 2 -FUSI has higher Vth and much larger inversion capacitance than those of poly-Si. Comparison of electron mobility is shown in Fig. 11 . The peak mobility is almost same between poly-Si and NiSi 2 -FUSI with same substrate concentration (N sub ). Practically, however, poly-Si gate requires higher substrate concentration to achieve the same Vth, which brings electron mobility degradation. Figure 12 is an Ion-Ioff plot of nMOS, and high drive current of 930 μA/μm @Ioff=200pA/μm is achieved. C-V characteristics of pMOS are indicated in Fig. 13 . NiSi 2 /TiN is pMOS of MISF, and poly-Si/TiN is pMOS of poly-Si/TiN hybrid-gate CMOS (Ni 2 Si/TiN is only for comparison). Irrespective of gate upper part, all samples have the same curves. This means that the silicide process does not affect the eWF of lower TiN film. It was also confirmed that Vth-Lg characteristics or hole mobility is same in all of the three structures (not shown). As a result, high drive current can be realized as described in [2] , which is 493 μA/μm @Ioff=200pA/μm (Fig. 14) .
Transistor Performance

Conclusions
Thin-Metal Inserted Single-phase Ni-FUSI (MISF) CMOS (NiSi 2 /high-k nMOS and NiSi 2 /TiN/high-k pMOS), which realizes high performance with simple and low-cost process, is proposed. pMOS characteristics including Vth are determined by the inserted TiN. Suitable Vth as LSTP is achieved in nMOS because of low WF of NiSi 2 . MISF CMOS is promising for dual-metal/high-k CMOS platforms of 45-nm node and beyond. 
